

DESCRIPTION

The MT8103 is a 1.25MHz, 3A continued (4A Peak) constant on-time (COT) controlled synchronous step-down converter. It can operate with input voltage from 2.5V to 5.5V and provide output range from 0.6V to input level. The constant on-time control scheme simplifies loop compensation and offers excellent load transient response. The high gain error amplifier in the control loop provides excellent load and line regulation. Proprietary adaptive on-time helps MT8103 to achieve nearly constant switching frequency across load range. MT8103 has cycle-by-cycle current limit and hiccup mode to protect over-load or short circuit fault conditions.


MT8103 is available in low profile 6 leads SOT563.

FEATURES


- Wide Input Range from 2.5V to 5.5V
- 3A Continuous Output Current (4A Peak)
- Proprietary Fast Transient Constant On Time Architecture Stable with low ESR Ceramic Output Capacitors
- +/- 1% 0.6V Feedback Voltage
- 1.25MHz Switching Frequency
- Up to 95% Efficiency
- 18µA Quiescent Current (MT8103N) PFM mode
- 100% Duty Cycle Operation
- Built-in Power Switches HS/LS MOS:55mΩ/25mΩ @5V VIN
- Internal 1msec Soft-Start
- Cycle-by-cycle Current Limit Protection
- Over-Load and Short Circuit Hiccup Mode
- Open Drain Power Good Indication
- Output Discharge
- Thermal Shutdown Protection
- Available in Small SOT563
- Pb-Free RoHS Compliant

APPLICATIONS

- Solid-State and Hard Disk Drives
- Smart Phone and Tablets
- Wi-Fi RF Modules
- IoT peripherals device



Efficiency VS. IOUT




M3 Technology Inc. Confidential



Part No.		Marking	Temp. Range	Remark	Package	MOQ
MT8103NSLF	२	8103 YWX	-40°C ~+85°C	PFM Mode	SOT563	5000/Tape & Ree
MT8103ASLF	२	103A YWX	-40°C ~+85°C	FPWM Mode	SOT563	5000/Tape & Ree
ote: Y: Year, W: \	Week, X	Control Code	9	•		X
						l l
	GURA					
			•			2
			GND	6 PG/		•
			SW 2	5 FB	~0	
					\checkmark	
			VIN 3	4 EN		
			Top V	iew SOT563		
				\sim		
PIN DESCR)N	-c.O			
SOT563 Pin No.	ymbol			Description		
1 11 110.		_				
1 (GND	Power arou				
		Power grou)			
			in, connect to extern	nal inductor.		
2	sw		in, connect to extern	nal inductor.		
2 3	SW VIN	Switching p Input Suppl Don't float t	y Voltage.	s a pull-down resisto	r of typically 1ΜΩ	Ω to GND.
2 3	SW VIN	Switching p Input Suppl Don't float t • Drive EN	y Voltage. his pin. This pin has	s a pull-down resisto		
2 3	SW VIN EN	Switching p Input Suppl Don't float t • Drive EN • Drive EN	y Voltage. his pin. This pin has above 1.5V to turn below 0.4V to turn	s a pull-down resisto n on the converter.	d discharge outp	



FUNCTIONAL BLOCK DIAGRAM



Absolute Maximum Rating(Reference to GND) (Note1)

V _{IN} 0.3V to +6.5V
V_{SW}
Dynamic V _{sw} in 10ns Duration2V to V _{IN} +2V
The other Pins

Recommend Operating Conditions (Note2)

Input Voltage (V_{IN})+2.5V to +5.5V Output Voltage (V_{OUT})+0.6V to V_{IN}

Thermal information(Note3, 4)

Maximum Power	Dissipation(T _A =25°C)
SOT563 6L	

Junction Temperature Range40°C to +150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering 10s) 260°C
ESD Class 2

Operating Temperature Range -40°C to +85°C Junction Temperature Range(Tj) ... -40°C to +125°C

Thermal Resistance(θ _{JA})	78°C/W
Thermal Resistance(θ _{JC})	43°C/W

Note (1): Stress exceeding those listed "Absolute Maximum Ratings" may damage the device.

Note (2): The device is not guaranteed to function outside of the recommended operating conditions.

Note (3): Measured on JESD51-7, 4-Layer PCB.

Note (4): The maximum allowable power dissipation is a function of the maximum junction temperature T_{J_MAX} , the junction to ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_{D_MAX} = $(T_{J_MAX}-T_A)/\theta_{JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.



ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$, $V_{IN}=5V$, unless otherwise noted. Typical values are at $V_{IN} = V_{EN} = 5V$.


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
Input Voltage Range	VIN		2.5		5.5	V
Shutdown Current	I _{SHDN}	$V_{\text{EN}} = 0 \text{V}, \text{V}_{\text{IN}} = 5.5 \text{V}$		0.1	1	μA
Input Under Voltage Lockout Threshold	Vuvlo	V _{IN} Increasing	2.2	2.35	2.5	V
Input Under Voltage Lockout Hysteresis	VUVHYS			300		mV
Input Over Voltage Lockout Threshold	VINOV			6.35	Ś	V
Input Over Voltage Lockout Hysteresis	VINOVHY			600	0	mV
Ouisseent Quarant		V _{FB} = 0.63V (PFM_MT8103N)		18	24	μA
Quiescent Current	lα	V _{FB} = 0.63V (PWM_MT8103A)	0	600		μA
Feedback Voltage	V _{FB}		594	600	606	mV
Feedback Current	IFB		-50	1	+50	nA
HS Switch Peak Current Limit	ILIM			6.4		А
HS Switch On Resistance	Ronhs	V _{IN} =5V		55		mΩ
LS Switch On Resistance	Ronls	Vin=5V		25		mΩ
LS Switch Negative Current Limit	INEG	PWM MT8103A		-1.8		А
LS Switch Zero-Current Detection	I _{ZRO}	PFM MT8103N		50		mA
HS Leakage Current	Ilkhs	$V_{IN} = 5.5V, V_{EN} = V_{SW} = 0V$		0.1	2	μA
LS Leakage Current	Ilkls	Vin = Vsw = 5.5V, Ven = 0V		0.1	2	μA
PWM Switching Frequency Note5	C()	I _{юит} = 1А		1.25		MHz
PGOOD Output Low Voltage	Vpglo	V _{FB} =0.5V, sink 1mA		0.2	0.3	V
PGOOD Output Leakage Current	Ilkpg	V_{FB} = 0.63V , VPGOOD = V_{IN} = 5.5V		0.01	0.2	μA
PGOOD Under Voltage Rise Threshold	PCTPGR	V _{FB} with ramp up from under voltage		-10		%
PGOOD Under Voltage Fall Threshold	PCTPGF	V _{FB} ramp down from regulation		-15		%
PGOOD Delay	T _{DPGD}	PGOOD going High to Low		45		μs
EN On Threshold	VENON	V _{EN} ramp up	1.5			V
EN Off Threshold	Venoff	V _{EN} ramp down			0.4	V
EN Internal Pull Down Resistor	R _{EN}			1		MΩ
Output Discharging Resistance		$V_{EN} = 0V, V_{OUT} = 1V$		20		Ω
Soft Start Time	Tss			1		ms
Thermal Shutdown				160		°C
Thermal Shutdown Hysteresis				30		°C

Note5: Switch Frequency (steady state) is Guaranteed by the formula F_{SW} =VOUT/(VIN*TON)



TYPICAL PERFORMANCE CHARACTERISTICS


 $C_{\text{IN}}\text{=}22uF\text{+}0.1uF\text{, }C_{\text{OUT}}\text{=}22uF\text{, }C_{\text{FF}}\text{=}120pF\text{, }L\text{=}1.0uH\text{, }TA\text{ =}25^{\circ}\text{C}\text{.}$





TYPICAL PERFORMANCE CHARACTERISTICS

CIN=22uF+0.1uF, COUT=22uF, CFF=120pF, L=1.0uH, TA =25°C.





OPERATION

MT8103 is a constant on-time control synchronous step-down converter that offers excellent transient response over a wide range of input voltage. It achieves superior light-load efficiency with extremely low quiescent current.

Constant On-time Control

Constant on-time control step-down converters turn on HS immediately when FB droops below reference. The HS is turned on for a pre-determined period (on-time) of time to ramp up the inductor current, and then the LS will be turned on to ramp down the inductor current. The cycle repeats itself if FB droops below reference again. MT8103 uses proprietary technique to take into account the load current impact and adjusts the on-time accordingly to achieve a constant switching frequency over entire load current range.

For MT8103, the on-time is approximately:

$$T_{\rm ON} = \frac{V_{\rm OUT}}{V_{\rm IN}} \cdot \frac{1}{\rm FSW}$$

Due to its immediate response on FB voltage droop and simplified loop compensation, constant on-time offers a superior transient response compare to traditional fixed frequency PWM control step-down converters.

Light Load Operation (MT8103N only)

In light load condition where the converter operates in discontinuous mode, MT8103N cuts down its quiescent current to as low as 18uA and achieves excellent light load efficiency.

Enable

When input voltage is above the Under-Voltage Lock-out threshold, MT8103 can be enabled by pulling the EN pin to above 1.5V. MT8103 is disabled if the EN pin is pulled below 0.4V. This pin has a pull-down resistor of typically $1M\Omega$ to GND.

Soft Start

MT8103 has built-in soft start of 1ms. During the soft start period, output voltage is ramped up linearly to the regulation voltage, independent of the load current level and output capacitor value.

Current Limit and Hiccup Mode

MT8103 has cycle-by-cycle HS current limit protection to prevent inductor current from running away. Once HS current limit is triggered, MT8103 will turn on LS and wait for the inductor to drop down to a pre-determined level before the HS can be turned on again. If this current limit condition is repeated for a sustained long period of time, MT8103 will consider it over-load or short circuit. Either way, MT8103 will enter hiccup mode, where it stops switching for a pre-determined period of time before automatically re-try to start up again. It always starts up with soft-start to limit inrush current and avoid output overshoot.

Power Good Indication

MT8103 has open drain Power GOOD indicator PGOOD pin. When PGOOD is connected with external pull up resistor, it will be pulled up if output voltage is higher than 90% of regulation, otherwise PGOOD is pulled down by the internal open drain NMOS.



APPLICATION INFORMATION Setting the Output Voltage

External feedback resistors are used to set the output voltage. For any chosen R1, the bottom feedback resistor R2 can be calculated as:

$$R_2 = \frac{R_1}{\frac{V_{OUT}}{0.6} - 1}$$

Inductor Selection

The recommended inductor value for MT8103 is 1.0uH. Usually the inductor value is chosen to satisfy a desired ripple current:

$$\label{eq:lassing} L = \frac{V_{OUT} \cdot (V_{IN} - V_{OUT})}{V_{IN} \cdot f_{SW} \cdot \Delta I}$$

where ΔI is the inductor ripple current.

With the chosen ΔI , the peak inductor current will be:

$$I_{PK} = I_{LOAD} + \frac{1}{2} \cdot \Delta I$$

Input Bypass Capacitor Selection

The input current to the step-down converter is discontinuous with very sharp edges, therefore an input bypass capacitor is required. For best performance, it's recommended to use low ESR ceramic capacitors and place them as close to the input pin as possible. For lowest temperature variations, use X5R or X7R dielectric ceramic capacitors.

The RMS current of the input capacitor is approximately

$$I_{\text{CIN_RMS}} = I_{\text{OUT}} \sqrt{D(1-D)}$$

From the equation, it can be seen that the highest RMS current occurs when D is 0.5:

$$I_{CIN_{RMS}} = \frac{1}{2}I_{OUT}$$

Choose the capacitor with RMS current rating higher than 1/2 IOUT

The power dissipation on the input capacitor can be estimated with the RMS current and the ESR resistor.

Electrolytic or tantalum capacitors can also be used, but due to their significantly higher ESR, a small size ceramic capacitor should be placed as close to the IC as possible.

The voltage ripple on the input capacitor, neglecting the ESR impact, can be calculated as:

$$\Delta V_{\text{CIN}} = \frac{I_{\text{LOAD}}}{f_{\text{SW}} \cdot C_{\text{IN}}} \cdot \frac{V_{\text{OUT}}}{V_{\text{IN}}} \cdot (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})$$

Output Capacitor Selection

An output capacitor is required to obtain a stable output voltage. To minimize the output voltage ripple, ceramic capacitors should be used, and the ripple voltage can be estimated as:

$$\Delta V_{\text{OUT}} = \frac{1}{8} \cdot (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \cdot \frac{V_{\text{OUT}}}{L} \cdot \frac{1}{(f_{\text{SW}})^2 \cdot C_{\text{OUT}}}$$


If electrolytic or tantalum capacitors are used, the ESR will dominate the output voltage ripple:

$$\Delta V_{OUT} = (1 - \frac{V_{OUT}}{V_{IN}}) \cdot \frac{V_{OUT}}{f_{SW} \cdot L} \cdot R_{ESR}$$

Rev.0.1 www.m3tekic.com



Application Schematic



EVB BOM List


C	Qty	Ref	Value		Description	Package
	1	CIN1	0.1µF		Ceramic Capacitor, 16V, X7R	0603
	1	C _{IN2}	22	μF	Ceramic Capacitor, 16V, X5R	0805
	1	Cout	22	μF	Ceramic Capacitor, 16V, X5R	0805
			Vout=0.8V	100kΩ		0603
			Vout=1.0V	200kΩ		
	1	R1	Vout=1.2V	200kΩ	Resistor, ±1%	
			Vout=1.8V	200kΩ		
			Vout=3.3V	200kΩ		
			Vout=0.8V	300kΩ		
			Vout=1.0V	300kΩ		
	5	R2	Vout=1.2V	200kΩ	Resistor, ±1%	0603
			Vout=1.8V	100kΩ		
			Vout=3.3V	44.3kΩ		
	1 Сғғ		120)pF	Ceramic Capacitor, 16V, X7R	0603
	1 L	1.0uH		L=1uH (WE74439384010,		
	1 L			7.9×7.6×3.2mm, DCR=3.9mΩ)	SMD	
	1	Rpg	100)kΩ	Resistor, ±1%	0603
	1	U1	MT8	3103	DC-DC Buck Converter	SOT563



PCB Layout Recommendation


The physical design of the PCB is the final stage in the design of power converter. If designed improperly, the PCB could radiate excessive EMI and contribute instability to the power converter. Therefore, following the PCB layout guidelines below can ensure better performance of MT8103.


- The loop (Vin-SW-L-Cout-GND) indicates a high current path. The traces within the loop should be kept as wide and short as possible to reduce parasitic inductance and high-frequency loop area. It is also good for efficiency improvement.
- Input capacitor as close as possible to the IC Pins (Vin and GND) and the input loop area should be as small as possible to reduce parasitic inductance, input voltage spike and noise emission.
- Feedback components (R₁, R₂ and C_{FF}) should be routed as far away from the inductor and the SW Pin as possible to minimize noise and EMI issue.





PACKAGING INFORMATION






SYMBOLS	MILLIM	ETERS	INC	HES		
STINDULS	MIN.	MAX.	MIN.	MAX.		
А	0.52	0.60	0.020	0.024		
A1	0.00	0.05	0.000	0.002		
b	0.17	0.27	0.007	0.011		
D	1.50	1.70	0.059	0.067		
	1.50	1.70	0.059	0.067		
Ē	1.10	1.30	0.043	0.051		
e	0.50	BSC	0.020	BSC		
L	0.10	0.30	0.004	0.012		
L1	0.20	0.40	0.008	0.016		

SOT563 Outline Dimensions Unit: inches/mm




LAND PATTERN INFORMATION





CARRIER TAPE & REEL DIMENSIONS

1. Orientation / Carrier Tape Information:



PKG Type	A	В	С	D	E	F	Q'ty/Reel
SOT563_6L	4.0 mm	1.5mm	8.0mm	4.0mm	7.0inch	9.5mm	5000



REFLOW PROFILE

Classification Of IR Reflow Profile

Reflow Profile	Green Assembly		
Average Ramp-Up Rate (Ts _{min} to Tp)	1~2°C/second, 3°C/second max.		
Preheat & Soak			
-Temperature Min(Ts _{min})	150°C		
-Temperature Max(Ts _{max})	200°C		
-Time(ts _{min} to tsts _{max})	60~120 seconds		
Time maintained above:			
-Temperature(T∟)	217°C		
-Time(t∟)	60~150 seconds		
Peak Temperature(Tp)	See Classification Temp intable1		
Time within 5°Cof actual Peak Temperature(tp)	30 seconds max		
Ramp-Down Rate	6°C/second max.		
Time 25°C to Peak Temperature	8 minutes max.		

* Tolerance for peak profile Temperature(Tp) is defined as a supplier minimum and a user maximum.

** Tolerance for time at peak profile temperature (t_p) is defined as a supplier minimum and a user maximum.

Table 1. Pb-freeProcess – Classification Temperatures (To)	
--	--

Package Thickness	e Thickness Volume mm ³ <350		Volume mm ³ >2000
<1.6mm	260°C	260°C	260°C
1.6mm–2.5mm	260℃	250°C	245°C
2.5mm	250℃	245°C	245°C

Note: For all temperature information, please refer to topside of the package, measured on the package body surface.

